

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau

## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(15) International Patent Classification <sup>6</sup> : <b>H01L 21/20</b>		A1	(11) International Publication Number: <b>WO 98/59365</b>
			(43) International Publication Date: 30 December 1998 (30.12.98)
(21) International Application Number: <b>PCT/US98/13076</b>		(81) Designated States: CA, JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date: 23 June 1998 (23.06.98)		Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.	
(30) Priority Data: 60/050,602 24 June 1997 (24.06.97) US 60/059,765 16 September 1997 (16.09.97) US			
(71) Applicant: MASSACHUSETTS INSTITUTE OF TECHNOLOGY [US/US]; 77 Massachusetts Avenue, Cambridge, MA 02139 (US).			
(72) Inventor: FITZGERALD, Eugene, A.; 7 Camelot Road, Windham, NH 02652 (US).			
(74) Agents: CONNORS, Matthew, E. et al.; Samuels, Gauthier, Stevens & Reppert, Suite 3300, 225 Franklin Street, Boston, MA 02110 (US).			
(54) Title: CONTROLLING THREADING DISLOCATION DENSITIES IN Ge ON Si USING GRADED GeSi LAYERS AND PLANARIZATION			
(57) Abstract			
<p>A semiconductor structure including a semiconductor substrate (302), at least one first crystalline epitaxial layer (304) on the substrate, the first layer having a surface which is planarized, and at least one second crystalline epitaxial layer (306) on the at least one first layer. In another embodiment of the invention there is provided a semiconductor structure including a silicon substrate, and a GeSi (306, 308) graded region grown on the silicon substrate, compressive strain being incorporated in the graded region to offset the tensile strain that is incorporated during thermal processing. In yet another embodiment of the invention there is provided a semiconductor structure including a semiconductor substrate, a first layer having a graded region (304) grown on the substrate, compressive strain being incorporated in the graded region to offset the tensile strain that is incorporated during thermal processing, the first layer (304) having a surface which is planarized, and a second layer (306, 308) provided on the first layer.</p>			

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

## CONTROLLING THREADING DISLOCATION DENSITIES IN Ge ON Si USING GRADED GeSi LAYERS AND PLANARIZATION

### PRIORITY INFORMATION

5 This application claims priority from provisional applications Ser. No. 60/050,602 filed June 24, 1997 and 60/059,765 filed September 16, 1997.

### BACKGROUND OF THE INVENTION

10 The invention relates to a method of creating flat, crack-free low-dislocation-density mismatched semiconductor layers, and of controlling threading dislocation densities in Ge on Si using graded SiGe layers.

The progression of electronic and optoelectronic components and systems is creating a need for more complex system-level functions to be incorporated at the chip level. One of the effects of this demand is to bring ever-increasing pressure to use materials that are not lattice-matched to common substrates.

15 The technological significance of a totally miscible GeSi system has been well documented. In particular, relaxed graded GeSi buffers have been used as "substrates" for the growth of high electron mobility structures and for the integration of III-V devices on Si. The relaxed graded buffer introduces a 4% lattice mismatch between Si and Ge gradually, resulting in a disperse, three-dimensional misfit dislocation network.

20 Strain-relieving glide of threading dislocations is facilitated, preventing the accumulation of mismatch strain. Because threading dislocations present in the initial layers can also be used to relieve strain in subsequent layers, the nucleation of additional dislocations is suppressed as the graded layer growth progresses. However, a complication arises during thick grades to high Ge concentrations.

25 The characteristic crosshatch surface roughness and the underlying strain fields of the misfit array can overlap, blocking threading dislocation glide and leading to dislocation pile-ups. The formation of these pile-ups necessitates the nucleation of additional threading dislocations, as the trapped threading dislocations can no longer contribute to strain relief. Growth on offcut Si substrates has been shown to improve surface morphology and decrease the number of pile-ups, but not eliminate them entirely. 30 Therefore, an increase in threading dislocation density and the number of pile-ups is

always observed as the thickness of graded layers increases.

### SUMMARY OF THE INVENTION

5 It is therefore an object of the invention to provide a process that allows controlled relaxation of mismatched semiconductor layers so that many different semiconductor materials can be created on common substrates.

10 It is another object of the invention to provide a method utilizing planarization such as with chemical-mechanical polishing (CMP) which allows for the growth of relaxed graded buffers to 100% Ge without the concomitant increase in threading dislocation density.

It is yet another object of the invention to provide modifications to ultra-high vacuum chemical vapor deposition (UHVCVD) growth procedures which eliminate surface cracks due to the thermal mismatch between Si and Ge and particulate defects due to gas phase nucleation events.

15 Accordingly, one embodiment of the invention provides a semiconductor structure comprising a semiconductor substrate, at least one first crystalline epitaxial layer on the substrate, the first layer having a surface which is planarized, and at least one second crystalline epitaxial layer on the at least one first layer.

20 In another embodiment of the invention there is provided a semiconductor structure comprising a silicon substrate, and a GeSi graded region grown on the silicon substrate, compressive strain being incorporated in the graded region to offset the tensile strain that is incorporated during thermal processing.

25 In yet another embodiment of the invention there is provided a semiconductor structure comprising a semiconductor substrate, a first layer having a graded region grown on the substrate, compressive strain being incorporated in the graded region to offset the tensile strain that is incorporated during thermal processing, the first layer having a surface which is planarized, and a second layer provided on the first layer.

30 In still another embodiment of the invention there is provided a method of fabricating a semiconductor structure comprising providing a semiconductor substrate, providing at least one first crystalline epitaxial layer on the substrate, and planarizing the surface of the first layer.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

FIG. 1 is a flowchart of processing steps of an exemplary experiment in accordance with the invention;

5        FIG. 2 is a table of growth parameters and characterization results of exemplary structure samples in accordance with the invention;

FIG. 3 is a schematic representation of structure and growth conditions for a semiconductor structure in accordance with the invention;

10       FIG. 4 is a cross-sectional XTEM image of the upper graded region and uniform Ge cap of the structure of the invention; and

FIGs. 5A and 5B are Nomarski optical micrographs comparing the EPD of exemplary semiconductor structure samples, respectively.

### **DETAILED DESCRIPTION OF THE INVENTION**

15       It has been previously shown that although composition-graded GeSi layers are a viable means to relax GeSi alloys on Si for concentrations  $< 50\%$ , there is a rise in threading dislocation density with continued grading. See, for example, U.S. Pat. App. Ser. No. 08/806,741 filed by Fitzgerald et al., incorporated herein by reference. Thus, despite the fact that, for example, a final Ge layer has a lower defect density than Ge  
20       grown directly on Si, the residual defect density is still too high for many applications ( $\sim 10^7 \text{ cm}^{-2}$ ), and the density is certainly greater than relaxed  $\text{Ge}_{30}\text{Si}_{70}$  on Si using this method ( $\sim 7 \times 10^5 \text{ cm}^{-2}$ ). The grading rate for such defect densities in  $\text{Ge}_{30}\text{Si}_{70}$  is 10% Ge per micron of thickness.

25       In order to reach the desired goal of lower threading dislocation density, the grading rate is decreased to 5% Ge per micron of thickness. From experience, a lower grading rate will lower the threading dislocation density. However, it was found that the threading dislocation density was nearly equivalent to the 10% Ge/micron grading rate, cracks developed due to the thermal mismatch strain, and many particles were found due to what is believed to be gas-phase nucleation of GeSi since germane cracks at much  
30       lower temperatures than silane.

The major problems that need to be controlled in the semiconductor structure are

the cracking and the threading dislocation density. Cracking is due to the fact that at 5% Ge per micron, the final thickness is very great, and upon cooling from the growth temperature, the thermal mismatch between the deposited layers and Si results in a tensile strain. When the tensile strain is great enough, cracking is the relaxation mechanism, especially if dislocation flow ceases at some temperature during cooling.

However, lowering the threading dislocation density requires a greater thickness, since the slower grading rate reduces the threading dislocation density. Thus, it would appear that the removal of cracks and the presence of a low number of threading dislocations are incompatible goals.

A solution is found in the development of these relaxed structures. The need for very gradual grading as one tries to produce relaxed Ge structures with high Ge concentration has its origins in work-hardening in the graded buffer layer; i.e., during continued relaxation, dislocations are blocked by some mechanism in the highly dislocated graded layer, creating the need for the nucleation of more dislocations, and thereby increasing the threading dislocation density. For 10% Ge per micron grading rates, dislocation strain fields themselves can not possibly explain the blocking phenomenon. It has been concluded that the effect of dislocation strain fields on surface morphology aided the blocking of the dislocation motion. In fact, growth on an off-cut wafer shows that such a blocking phenomenon can be decreased, and this experimental evidence supports the hypothesis that the surface roughness is the main issue.

The invention, therefore, applies a planarization step within the growth of the buffer layer to remove the roughness created by the dislocations introduced during relaxation; i.e., the process effectively removes the "history" of the surface by planarization, preventing the continued roughening and grooving of the surface that leads to dislocation blocking. A drastic effect is found: the rise in threading dislocation density as one continues to grade can be completely eliminated.

FIG. 1 is a flowchart of processing steps of an exemplary experiment in accordance with the invention. A summary of the exemplary experiment is as follows:

Initially (step 100), a Si substrate is graded at 10% Ge per micron to  $\text{Ge}_{50}\text{Si}_{50}$  to create a relaxed alloy for exploring the growth at the high-Ge end which was problematic. This grading rate was not lowered since there was only a need to explore

the high-Ge end. These layers were grown at 750°C using UHVCVD. Defect analysis shows that a threading dislocation density on the order of  $6 \times 10^6 \text{ cm}^{-2}$  is achieved, exactly what was expected. Also, a number of dislocation pile-ups are found, which indicate that dislocation blocking has begun, but is not totally out of control.

5        These  $\text{Ge}_{50}\text{Si}_{50}$  wafers had a 2 micron uniform cap on top of the graded layer so that planarization in the form of chemo-mechanical polishing (CMP) can be performed (step 102). It will be appreciated by those of skill in the art that other methods of planarization will also work, such as ion-beam etching or other planarization etching techniques. The CMP process used is the standard CMP in the Si industry, used for  
10        polishing Si wafers as well as planarizing back-end Si processes.

After planarization, the wafers are inserted back into the UHVCVD system and grading is continued (i.e. regrowth) (step 104). Deposition is started at the  $\text{Ge}_{50}\text{Si}_{50}$  composition, and graded at 10% Ge per micron to 75% Ge, all at a growth temperature of 750°C.

15        The growth temperature is then lowered to 550°C. Then grading to 92% Ge occurs, at 10% Ge per micron (step 106).

A uniform cap of pure Ge is deposited, with 1-1.5 micron in thickness (step 108). This particular experiment has doping in the Ge cap so that Ge photodetectors can be fabricated.

20        The following description presents exemplary experimental samples which, for purposes of illustration, have been labeled as samples A, B, C and D. The control sample in this experiment, sample A, was graded from Si to 100% Ge at a rate of 5%  $\text{Ge } \mu\text{m}^{-1}$ . It was grown at 750°C and 25mT and topped with a 3 $\mu\text{m}$  Ge cap. A linear grade was approximated by increasing the Ge concentration in 2.5%, 5000Å steps.  
25        Sample B was graded to 100% Ge at a rate of 10%  $\text{Ge } \mu\text{m}^{-1}$ , at a temperature of 800°C, and at a pressure of 50mT. This structure corresponds to the sample structure from previous reports on the formation of dislocation pile-ups. Sample C was grown to only 50% Ge at a grading rate of 10%  $\text{Ge } \mu\text{m}^{-1}$  and topped with a 1.5 $\mu\text{m}$  50% Ge cap. The graded region of sample C was composed of 2% Ge, 2000Å jumps.

30        Nine wafers were produced in this fashion to produce 50% Ge "virtual substrates" on Si for studying the threading dislocation density increase that occurs when



grading to high Ge concentrations. Although not optimized for minimum threading dislocation densities, these "substrates" are known to typically possess threading dislocation densities of approximately  $5 \times 10^6 \text{ cm}^{-2}$ . As the table of FIG. 2 shows, the nine wafers were fine virtual substrates for this study with dislocation densities on this order.

FIG. 3 is a schematic representation of structure and growth conditions for a semiconductor structure 300 (sample D) in accordance with the invention. The structure 300 includes a (001) Si substrate 302 offcut  $6^\circ$  to in-plane  $\langle 110 \rangle$ . The structure 300 was grown to include a relaxed graded buffer layer or region 304 of only 50% Ge at a grading rate of  $10\% \text{ Ge} \mu\text{m}^{-1}$  and topped with a  $1.5 \mu\text{m}$  50% Ge cap. The graded region was composed of 2% Ge, 2000Å jumps. To this point, the structure corresponds to sample C described heretofore. The top 5000Å of region 304 was then removed via CMP, and a 50-100% Ge graded buffer region 306 was grown on top at a rate of  $10\% \text{ Ge} \mu\text{m}^{-1}$ , again in 2%, 2000Å steps. It will be appreciated by those of skill in the art that the initiation of a second graded layer is accomplished by first growing a lattice-matched homoepitaxial uniform composition buffer layer before grading is initiated. In this 50-76% Ge portion, the growth conditions were held constant at  $750^\circ\text{C}$  and 25mT. Thereafter, the growth was halted and the temperature and pressure were lowered to  $550^\circ\text{C}$  and 3mT. The growth of a graded buffer region 308 then continued until a Ge concentration of 92% was reached. The final jump in Ge concentration was made from 92% to 100% and a  $1.5 \mu\text{m}$  uniform cap layer 310 was deposited.

FIG. 4 is a cross-sectional transmission electron microscope (XTEM) micrograph of the upper graded region and the uniform cap of structure 300 (sample D). All of the samples in the study were grown on (100) Si wafers offcut  $6^\circ$  to the in-plane  $\langle 110 \rangle$  by UHVCVD.

The four samples were characterized via cross-sectional XTEM, plan view optical microscopy, etch-pit density (EPD), atomic force microscopy (AFM), and triple-axis X-ray diffraction. The relevant results are presented in the table of FIG. 2.

When comparing the threading dislocation densities of the four samples A, B, C and D, both expected and unexpected results are found. Since sample A was grown at a slow grading rate, one would expect it to have a low threading dislocation density if

one does not consider the deleterious effects of surface roughening and pile-up formation. Of course, as shown in the previous work, these factors create a high density of threading dislocations,  $\sim 10^7 \text{ cm}^{-2}$ . As expected, sample B, a similar sample graded at a faster rate of 10% Ge  $\mu\text{m}^{-1}$  to 100% Ge, has an even larger threading dislocation density. The sample C data also confirms the threading dislocation density increase with Ge concentration—at 50% Ge, the threading dislocation density is already in the  $10^6 \text{ cm}^{-2}$  range.

However, the structure 300 (sample D), in effect a grade to 100% at 10% Ge  $\mu\text{m}^{-1}$ , has a similar or even slightly lower threading dislocation density than the sample C—a lower value than that of both sample A and sample B. The addition of the CMP step at 50% Ge has arrested the increase in threading dislocation density with Ge concentration. Hence, the planarization of the surface during this step must free the threads seen in pile-ups in sample C, and allow the dislocations to relieve the strain introduced in the subsequent growth, eliminating the driving force for the nucleation of additional threading dislocations.

Nomarski optical micrographs comparing the EPD of samples C and D are shown in FIGs. 5A and 5B, respectively. The EPD results indicate threading dislocation densities in sample C, the 10% Ge  $\mu\text{m}^{-1}$  grade to 50% Ge, and sample D, the 10% Ge  $\mu\text{m}^{-1}$  grade to 100% Ge grown on sample B after a CMP planarization step. The threading dislocation densities are  $6.3 \pm 0.1 \times 10^6 \text{ cm}^{-2}$  for sample C, and  $2.1 \pm 0.2 \times 10^6 \text{ cm}^{-2}$  for sample D.

It will be appreciated that the pile-ups seen in sample C have been eliminated by the CMP/regrowth step and no substantial pile-ups are seen in sample D. A remarkable observation is that the overall defect morphology is actually improved with further relaxation. It is postulated that when the initial portion of growth is optimized to further decrease its baseline threading dislocation density, the growth of relaxed graded GeSi buffers to 100% Ge with much lower final defect densities will be achieved.

By examining the AFM data from the four samples, the influence of surface roughness on threading dislocation density is recognized. Sample B, the 10% Ge  $\mu\text{m}^{-1}$  grade to 100% Ge, has the highest rms roughness, 47 nm. The high surface roughness is due to the fast grading rate, creating the highest threading dislocation density of the

four samples—well over  $10^7 \text{ cm}^{-2}$ . When the grading rate is decreased to  $5\% \text{ Ge } \mu\text{m}^{-1}$  for sample A, a corresponding decrease in surface roughness to 35.9 nm is observed.

This roughness is on par with that of sample C and large enough to create pile-ups and increased threading dislocation density in both samples. With the inclusion of the CMP  
5 step in sample D, the resulting final surface roughness, 24.2 nm, is much lower than that of sample B despite the same grading rate, and lower than that of the more slowly graded sample A. This result is a parallel observation to the threading dislocation density data discussed previously, and it emphasizes the importance of the inclusion of a CMP step in thick graded buffer growth.

10 When a thick graded SiGe buffer like sample A is grown at high temperatures, cracks in the surface can result during cooling due to the thermal mismatch between Si and Ge. Between the sample A growth temperature of  $750^\circ\text{C}$  and room temperature, the thermal expansion coefficient of Si,  $\alpha_{\text{Si}}$ , varies from  $4.27 \times 10^{-6} \text{ K}^{-1}$  to  $2.57 \times 10^{-6} \text{ K}^{-1}$  and  $\alpha_{\text{Ge}}$  varies from  $8.55 \times 10^{-6} \text{ K}^{-1}$  to  $5.90 \times 10^{-6} \text{ K}^{-1}$ . Because the coefficient of thermal  
15 expansion of Ge is greater than that of Si, severe tensile stresses can result in the upper Ge-rich portion of the buffer.

In sample A, the calculated strain due to thermal mismatch when cooling to room temperature is  $2.6 \times 10^{-3}$ , resulting in a high density of surface cracks. When growing sample D, growth modifications specifically designed to alleviate this cracking problem  
20 are added. By grading at twice the rate, the total amount of deposited material and the strain energy from the thermal stress accordingly is decreased. More importantly, the fast grading rate at lower temperature and the final Ge concentration jump in sample D, from 92% to 100%, incorporate metastable compressive residual stress into the buffer at the growth temperature. Since the compressive lattice mismatch opposes the tensile  
25 thermal mismatch, sample D is left in a nearly stress-free state at room temperature.

The X-ray diffraction data indicates that the top layer is actually slightly compressive, preventing any surface cracking. Additionally, due to the large final jump in Ge concentration, the graded buffer of sample D has nearly  $1 \mu\text{m}$  less Ge-rich material than sample B, decreasing its absolute value of strain energy from thermal mismatch  
30 stress. Hence, even though neither sample D nor sample B experienced surface cracking after growth, sample D will be the superior substrate for subsequent integration of III-V

materials which are also thermally mismatched to Si. The lower growth temperature during the high Ge portion of sample D also decreased the amount of particulate contamination from gas phase nucleation events. These events occur much more frequently as the growth temperature and pressure increase, particularly near the melting point of the solid alloy.

By including a planarization step in the graded buffer growth process, and by making several growth modifications, a 100% Ge graded buffer has been grown at 10% Ge  $\mu\text{m}^{-1}$  that exhibits a final threading dislocation density an order of magnitude lower than that of sample A, the 5% Ge  $\mu\text{m}^{-1}$  grade with no planarization step. Additionally, the nucleation of threading dislocations in the 50-100% Ge portion of the growth has been suppressed through the release of immobile dislocations located in dislocation pile-ups. The surface morphology of the graded buffer has also been improved. Finally, surface cracking due to the thermal mismatch between Si and Ge and particles due to gas phase nucleation events have both been eliminated. These growth modifications not only allow for obtaining higher quality Ge on Si, but also suggest a strategy for the growth of Ge on Si with lower defect densities on the order of bulk Ge substrates.

In general, the previous knowledge of the low-Ge-concentration alloys is now combined with the newly observed properties of films grown to higher Ge concentrations as discussed above. Since threading dislocation densities for  $\text{Ge}_{30}\text{Si}_{70}$  graded at 10% per micron are in the low  $10^5 \text{ cm}^{-2}$  range, a combination of optimal conditions for the low and high Ge concentration can lead to very low threading dislocation density, pure Ge-coated Si wafers with  $10^5 \text{ cm}^{-2}$  threading dislocation density. GaAs can subsequently be deposited on Ge, creating III-V material monolithically integrated to Si.

The invention thus provides a method of producing low threading dislocation density by using planarization steps within the graded buffer. The invention essentially involves growing one lattice-mismatched semiconductor on another, planarizing the semiconductor growth, and regrowing a semiconductor on the polished surface, and continuing to grow a lattice-mismatched structure that continues to relax. In addition, the growth temperatures are reduced at the high Ge end to balance the thermal expansion difference between Ge and Si by trapping a residual amount of opposite-sign lattice mismatch.

An optimum structure is configured as described above. An alternative exemplary embodiment of a semiconductor structure is configured as follows. Initially, the structure is graded to  $\text{Ge}_{35}\text{Si}_{65}$  at 5%/micron at 750°C. The surface is then planarized by, for example, CMP. Next, one would regrow and grade to  $\text{Ge}_{75}\text{Si}_{25}$  at 650°C.

- 5    Thereafter, the surface is again planarized by CMP. Finally, the structure is regrown and graded to uniform Ge at 550°C.

Although the foregoing description reports these particular sequences, it is noted that small variations to this sequence may produce the same results, and the optimum number of planarization steps may vary. It is clear that at least one planarization step in the  
10    structure is needed, and very likely two planarization steps is needed for Ge on Si to ensure high quality material.

Although the present invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the form and detail thereof, may be made therein, without departing from the spirit and  
15    scope of the invention.

What is claimed is:

**CLAIMS**

- 1           1. A semiconductor structure comprising:  
2           a semiconductor substrate;  
3           at least one first crystalline epitaxial layer on said substrate, said first layer  
4           having a surface which is planarized; and  
5           at least one second crystalline epitaxial layer on said at least one first layer.
- 1           2. The structure of claim 1, wherein said at least one first crystalline epitaxial  
2           layer is lattice mismatched.
- 1           3. The structure of claim 1, wherein said at least one second crystalline epitaxial  
2           layer is lattice mismatched.
- 1           4. The structure of claim 1, wherein said first and second crystalline epitaxial  
2           layers are lattice mismatched.
- 1           5. The structure of claims 2, wherein said at least one first layer comprises a  
2           composition graded relaxed epitaxial region.
- 1           6. The structure of claims 3, wherein said at least one second layer comprises  
2           a composition graded relaxed epitaxial region.
- 1           7. The structure of claims 4, wherein said first and second layers comprise  
2           composition graded relaxed epitaxial regions.
- 1           8. The structure of claim 7, wherein said at least one first layer comprises a first  
2           composition graded relaxed epitaxial region and a first uniform composition layer.
- 1           9. The structure of claim 8, wherein said at least one second layer comprises a  
2           second uniform composition layer and a second composition graded relaxed epitaxial  
3           region.

1           10. The structure of claim 9, wherein said first and second uniform composition  
2 layers are substantially lattice mismatched.

1           11. The structure of claim 9, wherein the surface of said at least one second  
2 layer comprises substantially fewer threading dislocations and dislocation pile-ups.

1           12. The structure of claim 9, wherein said substrate comprises silicon, and said  
2 first and second composition graded relaxed epitaxial regions and said first and second  
3 uniform composition layers comprise a  $\text{Ge}_x\text{Si}_{1-x}$  alloy.

1           13. The structure of claim 12, wherein the planarization occurs at a composition  
2 of approximately 50%.

1           14. The structure of claim 13, wherein the final Ge concentration is  
2 approximately between 70 and 100%.

1           15. The structure of claims 1, wherein said at least one second crystalline  
2 epitaxial layer comprises a surface which is planarized.

1           16. The structure of claim 15, wherein subsequent epitaxial layers are provided  
2 on said second layer, each of which comprises a surface which is planarized.

1           17. The structure of claim 1, wherein said first layer is planarized by chemical-  
2 mechanical polishing.

1           18. The structure of claim 15, wherein a first planarization occurs at  
2 approximately between 20 and 35% GeSi, and a second planarization occurs at  
3 approximately between 50 and 70% GeSi.

1           19. The structure of claim 12, wherein compressive strain is incorporated in said  
2 graded region to offset the tensile strain that is incorporated during thermal processing.

1        20. The structure of claim 1, wherein alloys of  $\text{Ge}_x\text{Si}_{1-x}$  from  $x=0$  to about  
2  $x \approx 35\%$  are grown at  $750^\circ\text{C}$ , alloys from  $x=35$  to about  $x \approx 75\%$  are grown at between  
3  $650^\circ\text{C}$  and  $750^\circ\text{C}$ , and alloys greater than  $75\%$  are grown at  $550^\circ\text{C}$ .

1        21. A semiconductor structure comprising:  
2 a silicon substrate; and  
3 a GeSi graded region grown on said silicon substrate, compressive strain being  
4 incorporated in said graded region to offset the tensile strain that is incorporated during  
5 thermal processing.

1        22. The structure of claim 21, wherein the compressive strain is incorporated by  
2 growing GeSi alloys at lower temperatures such that the alloy does not completely relax.

1        23. The structure of claim 21, wherein the compressive strain is incorporated by  
2 decreasing the growth temperature as Ge concentration increases in said graded region.

1        24. The structure of claim 21, wherein alloys of  $\text{Ge}_x\text{Si}_{1-x}$  from  $x=0$  to about  
2  $x \approx 35\%$  are grown at  $750^\circ\text{C}$ , alloys from  $x=35$  to about  $x \approx 75\%$  are grown at between  
3  $650^\circ\text{C}$  and  $750^\circ\text{C}$ , and alloys greater than  $75\%$  are grown at  $550^\circ\text{C}$ .

1        25. The structure of claim 21, wherein said graded region comprises a surface  
2 which is planarized.


1        26. The structure of claim 25, wherein said graded region is planarized by  
2 chemical-mechanical polishing.

1        27. A semiconductor structure comprising:  
2 a semiconductor substrate;  
3 a first layer having a graded region grown on said substrate, compressive strain  
4 being incorporated in said graded region to offset the tensile strain that is incorporated  
5 during thermal processing, said first layer having a surface which is planarized; and  
6 a second layer provided on said first layer.



- 1        28. A method of fabricating a semiconductor structure comprising:  
2        providing a semiconductor substrate;  
3        providing at least one first crystalline epitaxial layer on said substrate; and  
4        planarizing the surface of said first layer.
- 1        29. The method of claim 28 further comprising providing at least one second  
2        crystalline epitaxial layer on said first layer.
- 1        30. The method of claim 28, wherein said step of providing said first layer  
2        comprises growing a GeSi relaxed graded region on said substrate.
- 1        31. The method of claim 30 further comprising incorporating compressive strain  
2        in said grade region to offset tensile strain incorporated during thermal processing.
- 1        32. The method of claim 31, wherein said step of incorporating compressive  
2        strain comprises decreasing the growth temperature as Ge concentration increases in said  
3        graded region.
- 1        33. The method of claim 32, wherein said step of incorporating compressive  
2        strain comprises growing alloys of  $\text{Ge}_x\text{Si}_{1-x}$  from  $x=0$  to about  $x\approx 35\%$  at  $750^\circ\text{C}$ ,  
3        growing alloys from  $x=35$  to about  $x\approx 75\%$  at between  $650^\circ\text{C}$  and  $750^\circ\text{C}$ , and growing  
4        alloys greater than  $75\%$  at  $550^\circ\text{C}$ .
- 1        34. The method of claim 28, wherein said step of planarizing comprises  
2        chemical-mechanical polishing.

1/5

**FIG. 1**

2/5

	SAMPLE A	SAMPLE B	SAMPLE C	SAMPLE D
FINAL Ge COMPOSITION	100 %	100 %	50 %	100 %
GRADING RATE (% Ge $\mu\text{m}^{-1}$ )	5	10	10	10
TOTAL EPITAXIAL THICKNESS ( $\mu\text{m}$ )	23	12	6.5	12
GROWTH TEMPERATURE ( $^{\circ}\text{C}$ )	750	800	750	50-76%: 750 76-100%: 550
GROWTH PRESSURE (mT)	25	50	25	50-76%: 25 76-100%: 3
CMP AT 50%	NO	NO	—	YES
THREADING DISLOCATION DENSITY ( $\text{cm}^{-2}$ )	$1 \pm 0.1 \times 10^7$	$1-5 \times 10^7$	$6.3 \pm 0.1 \times 10^6$	$2.1 \pm 0.2 \times 10^6$
CRACK DENSITY ( $\text{cm}^{-1}$ )	$47 \pm 5$	0	0	0
PARTICLE DENSITY ( $\text{cm}^{-2}$ )	$1250 \pm 100$	$600 \pm 40$	$50 \pm 5$	$150 \pm 10$
RMS ROUGHNESS (nm)	35.9	47	37.3	24.2
$\alpha_{\perp}$ OF TOP LAYER ( $\text{\AA}$ )	5.6559	5.6558	5.5327	5.6597
$\alpha_{\parallel}$ OF TOP LAYER ( $\text{\AA}$ )	5.6559	5.6552	5.5352	5.6409

GROWTH PARAMETERS AND CHARACTERIZATION RESULTS  
OF SAMPLES A-D

**FIG. 2**

3/5






FIG. 3

4/5



*FIG. 4*

5/5

*FIG. 5A**FIG. 5B*

# INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 98/13076

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 6 H01L21/20

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	FR 2 701 599 A (FUJITSU LIMITED) 19 August 1994  see page 4, line 23 - page 5, line 21 see page 7, line 10 - page 8, line 25	1, 2, 11, 17, 28, 29, 34
A	EP 0 514 018 A (AMERICAN TELEPHONE & TELEGRAPH) 19 November 1992	
P, X	M.T. CURRIE ET AL: "Controlling threading dislocation densities in Ge on Si using graded SiGe layers and chemical-mechanical polishing." APPLIED PHYSICS LETTERS, vol. 72, no. 14, 6 April 1998, pages 1718-1720, XP002079773 USA see the whole article	1-34

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

7 October 1998

Date of mailing of the international search report

27/10/1998

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax (+31-70) 340-3018

Authorized officer

Schuermans, N

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 98/13076

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
FR 2701599 A	19-08-1994	JP 6244112 A	02-09-1994
		US 5399522 A	21-03-1995
EP 0514018 A	19-11-1992	US 5221413 A	22-06-1993
		JP 2792785 B	03-09-1998
		JP 6252046 A	09-09-1994
		US 5442205 A	15-08-1995